Resume
Download the latest resume. All links are relative and work when opened locally.
ASIC_Physical_Design_ML_RubenReyes_22JAN2026 (PDF)
ASIC_Physical_Design_ML_RubenReyes_22JAN2026 (DOCX)
Cover Letter (PDF)
Profile summary (copy/paste)
Principal ASIC Physical Design Engineer with 30+ years in RTL-to-GDSII delivery, timing closure (PrimeTime), power analysis (PrimePower/PT-PX), and low-power UPF across advanced nodes down to 4nm. Strong automation in Python/Tcl and practical ML/AI for EDA workflow optimization.